Memory Shared Component Architecture#
Memory Shared
|
status: valid
security: YES
safety: ASIL_B
|
||||
implements: logic_arc_int__baselibs__memory_shared
included by: mod_view_sta__baselibs__baselibs
|
|||||
|
|||||
Component & Component Package Diagram
|
|||||
Memory Shared
|
status: valid
security: YES
safety: ASIL_B
|
||||
Logical Interface & Feature Interface View
|
|||||
Open
|
status: valid
security: YES
safety: ASIL_B
|
||||
included by: logic_arc_int__baselibs__memory_shared
|
|||||
Logical Interface Operation
|
|||||
Update
|
status: valid
security: YES
safety: ASIL_B
|
||||
included by: logic_arc_int__baselibs__memory_shared
|
|||||
Logical Interface Operation
|
|||||
Lock
|
status: valid
security: YES
safety: ASIL_B
|
||||
included by: logic_arc_int__baselibs__memory_shared
|
|||||
Logical Interface Operation
|
|||||
Set Permissions
|
status: valid
security: YES
safety: ASIL_B
|
||||
included by: logic_arc_int__baselibs__memory_shared
|
|||||
Logical Interface Operation
|
|||||